

HP 13220


Processor Module

Manual Part No. 13220-91033

REVISED

JUNE-22-79

DATA TERMINAL TECHNICAL INFORMATION



HEWLETT  **PACKARD**

HP 13220
Processor Module
Manual Part No. 13220-91033
REVISED
JUNE-22-79

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1979 by HEWLFTT-PACKARD COMPANY

NOTE: This document is part of the 262XX DATA TERMINAL product series Technical Information Package (HP 13220).

1.0 INTRODUCTION.

The PROCESSOR PCA performs all of the terminal logic functions. These can be divided into 3 major sections; Microprocessor Controller, Terminal Timing, and Video Control. The microprocessor section is a complete microprocessor system within itself. It contains program ROM, scratch-pad RAM, a Keyboard interface, a Datacomm interface, and an optional Printer interface. This is where the terminal identity is formed by creative micro-programming. The Terminal Timing section generates all the necessary timing signals, and terminal states. The Video Control section fetches characters from the display memory, and displays them on the screen. Each of these three sections will be described in greater detail in section 3.0.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor Module is contained in tables 1.0 through 4.0

Table 1.0 Physical Parameters

Part Number	Nomenclature	Size (L x w x D) +/-0.1 Inches	Weight (Pounds)
02620-60033	Processor PCA	12.3 x 10.9 x 0.5	1.4

Table 2.0 Reliability and Environmental Information

Environmental:	HP Class B
Restrictions:	Type tested at product level
Failure Rate: 3.71 (percent per 1000 hours)	

Table 3.0 Power Supply Requirements - Measured
(At +/-5% Unless Otherwise Specified)

+16 Volt Supply	+12 Volt Supply	+5 Volt Supply	-12 Volt Supply
@ 0 mA	@ 200 mA	@ 1.5 A	@ 50 mA
NOT APPLICABLE			
115 volts ac		220 volts ac	
@ A		@ A	
NOT APPLICABLE		NOT APPLICABLE	

Table 4.0 Connector Information

Connector and Pin No.	Signal Name	Signal Description
** PRINTER **		
J1		
Pin -1	CMD	Negative True, Printer Strobe
-2	PWR ON/FAIL	Negative True, Power On/Failing
-3	GND	Signal Ground
-5	FLAG	Negative True, Acknowledge Flag
-6	DATA 0	LSR = Negative True, Data
-7	DATA 1	-
-8	DATA 2	-
-9	DATA 3	-
-10	DATA 4	-
-11	DATA 5	-
-12	DATA 6	-
-13	DATA 7	MSB = Negative True, Data
-18	+5V	Vcc Power
-19	+5V	-
-20	+5V	-
-21	+5V	-
-22	GND	Power Return
-23	GND	-
-24	GND	-
-25	GND	-
-26	GND	-

Table 4.0 Connector Information (Cont'd)

Connector and Pin No.	Signal Name	Signal Description
J2		
Pin -1	+5V	** POWER SUPPLY ** +5V Power
-2		N/C
-3	+5V	+5V Power
-4	+12V	+12V Power
-5	GND	Return for Power
-6	GND	Return for Power

-7	PWR ON/FAIL	Negative True, Power On/Failing
-8	-12V	-12V Power
-9	BATTERY	Positive Battery Terminal
-10	BATRET	Negative Battery Terminal
J3		
Pin -1	HLFBRT	Negative true, Half Bright Video
-2		N/C
-3	RETURN	Return for half bright twisted pair

-4	FULLBRT	Negative true, Full Bright Video
-5	RETURN	Return for Video twisted pair
-6	RETURN	Return for Drive signals

-7	VERDR	Negative true, vertical drive
-8	HORDR	Horizontal drive
J4		
Pin -1	KEYA0	** KEYBOARD ** Key Data (LSB)
-2	KEYA1	Key Data
-3	KEYA2	Key Data
-4	KEYA3	Key Data
-5	KEYA4	Key Data
-6		N/C
-7	KEYA5	Key Data
-8	KEYA6	Key Data (MSB)

-9	KEYACT	Key Active (Status of key selected)
-10	GND	Power Return
-11	BELL	Bell Line
-12	+5V	+5V Power

Table 4.0 Connector Information (Cont'd)

Connector and pin No.	Signal Name	Signal Description
J5		** DATA COMM **
Pin -1	EXCLK	Times 16 External TTL clock in
-2	+5V	+5V Pod Power
-3	+5V	+5V Pod Power
-4	GND	Power Return
-5	GND	Power Return
-6	GND	Power Return
-7	CH	Gate Select (23)
-8		N/C
-9	BB	Received Data (3)
-10		N/C
-11	CS	Clear To Send (5)
-12	CR	Data Set Ready (6)
-13	CF	Data Carrier Detect (8)
-14	SCF	Secondary Data Carrier Detect (12)
-15	AB	Signal Ground (7)
-16	8XCLK0	Times 8 TTL Level Clock Out
-17	16XCLK0	Times 16 TTL Level Clock Out
-18	CE	Ring Indicator (22)
-19	+12V	+12V Pod Power
-20	-12V	-12V Pod Power
-21	BA	Transmitted Data (2)
-22	CA	Request To Send (4)
-23	CD	Ready (20)
-24	SCA	Secondary Request To Send (19)
-25		N/C
-26		N/C
-27		N/C
-28		N/C
-29		N/C
-30		N/C
-31		N/C
-32	GND	Return
-33	AA	Shield Ground (1)
-34		N/C

Notes: (n) denotes the RS-232 pin number

3.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagrams (figures 2-4), timing diagrams (figures 5-9), component location diagram (figure 10), and parts list (02620-60053) located in the appendix.

INTRODUCTION. The Processor module is logically divided into 3 sections; the Microprocessor Controller, Terminal Timing, and the Video Control Circuitry. These three circuits will be discussed in sections 3.1, 3.2, and 3.3 respectively.

3.1 MICROPROCESSOR CONTROLLER.

Refer to the schematic diagram (figure 2) and timing diagram (figure 5) located in the appendix. The microprocessor controller consists of the Z80 Microprocessor, devices that connect directly to the processor bus, and their associated support devices.

3.1.1 Z80 PROCESSOR.

The Z80 is the main terminal processor. It operates with a 1.8432MHz clock, resulting in 5.43ns cycle time. The address space is decoded in 8K byte increments by (U77), and is allocated as follows:

ADDRESS RANGE	DEVICE
0000-1FFF	First Program Rom (U79)
2000-3FFF	Second Program Rom (U701)
4000-7FFF	available
8000-9FFF	CMOS scratch pad memory (256 bytes)
A000-DFFF	Display Memory (4K bytes used)
E000-FFFF	available

The Z80's I/O addresses are impartially decoded by the most significant 5 I/O address bits (A7-A3), with A2-A0 allowing for 8 registers within each I/O device. The I/O addresses are allocated as follows:

I/O ADDRESS	DEVICE
98 & 99	Datacomm Interface
58 & 59	Keyboard Interface
38 & 3A	Printer Interface
10-17/08-0F	available

The WAIT line is used to synchronize the Z80 with the hardware display memory accesses (DMA's). If the Z80 attempts a display memory operation while the Video Control is fetching characters for display refresh, WAIT becomes active, which automatically hangs the current Z80 instruction until the DMA is done. This makes the display memory lockouts transparent to the Z80 software, but may insert up to a 30us delay in each display memory access.

3.1.2 PROGRAM ROMS.

The two Program ROM sockets will accept any of 2, 4, or 8k-byte parts. Address lines A10-A11 are supplied directly to the ROMs, while ROM address A12 (pin 21) may be connected to either address A12 or +5 volts. This option allows 27XX EPROMs to be used if W2 & W4 are installed. All other ROMs should have W1 & W3 installed.

The ROM addressed at location 0000 (ROM0K) may be disabled by an external source by connecting +5V to U201.4. This feature allows in-house testing to use a special diagnostic ROM.

3.1.3 BATTERY BACKED-UP CMOS RAM.

The CMOS RAMs (U609 & U601) provide the Z80 with 256 bytes of fast RAM (there are no DMA lockouts). These RAMs are battery backed-up to retain the terminal configuration while the terminal is unpowered.

The 2621 uses a 4.2V mercury or 3.8V lithium battery for back-up power. The terminals +5V and the battery are diode isolated to ensure battery usage only when the terminal is unpowered. The battery return (HATREL) is grounded thru a 1K ohm resistor to enable the measurement of the battery current. The battery specifications are as follows:

Battery limits, power on or off	Min	Max
-----	---	---
Voltage (measured at U59.14)	2.0V	5.5V
Current (voltage across R4)	-0.02V	0.0V

3.1.4 KEYBOARD INTERFACE.

The keyboard interface is controlled by a 8041 slave microprocessor, which in addition to scanning the keyboard, rings the bell and operates as a general purpose Z80 I/O port. The keyboard processor scans the entire keyboard every 24ms, and only reports ASCII or control key changes to the Z80. The external latch (U404), and the lower 5 bits of PORT2, are directly accessible by the Z80 with 3 keyboard commands (see Keyboard chip interface specifications). The 8 bit latch is writable only, while the 5 bits of PORT2 are bi-directional. These 13 I/O lines are used as hardware straps (BAUD rate select, 50/60 Hz select, simple datacomm enabled, display blanking), and to handle the datacomm lines not handled directly by the datacomm chip. A final input, T1, is used to detect a vertical retrace. This allows the Z80 to obtain retrace or 200ms timer interrupts for software timing applications.

PART1 of the 8041 is used for keyboard control. The lower 7 bits are the inverted key address. These lines are buffered by U505 and U504.12 to provide additional drive. The state of the addressed key

is returned as KEYACT, and is buffered by U703.8. The remaining bit in PORT2, P17, is used to drive the bell, and is clocked under software control. U203.12 and Q4 are used to buffer this signal to directly drive an 8-ohm speaker. The 6.8uF capacitor de-squares the output waveform, resulting in a purer sounding bell tone.

The 8041 is clocked by DPC2 (5.727MHz), resulting in a machine cycle time of 2.62us. The inverters in U503, and pull-up resistors R33 and R34 provide the Intel recommended TTL drive circuitry.

3.1.5 DATACOMM INTERFACE.

The terminal Data Communications are centered around the M6850 ACIA (Asynchronous Communications Interface Adaptor). This chip performs the serial to parallel data conversion for RS-232 data transmission, as well as detecting parity, framing, and overrun errors. In addition, the signals RTS, CTS, and OCD are handled by the 6850. The remaining datacomm signals necessary for RS-232C transmissions are controlled by the 8041's I/O ports.

Buffers U602, U603, U702 & U703 provide the necessary level conversions for RS-232C data transmissions. The 470pF capacitors used on each driver and receiver are used for slew rate controls, and allow the datacomm lines to be driven up to 19.2K BAUD.

3.1.6 BAUD RATE GENERATION.

The 11 supported BAUD rates are derived directly from the 25.7715MHz system clock. Counters U24 & U31 divide this signal by 14 to generate a 1.8432MHz clock. This frequency is used as the Z8J clock, and divided down for the BAUD rate generation. The BAUD rate generation circuitry is best described by the overall function. From the 4 rate selects (RATE3, RATE2, RATE1, & RATE0), and the 1.8432MHz clock, 16 frequencies are generated. With a given rate selected, the counters U402, U403, and half of U49 form a free running divider chain. The demultiplexer, U401, selects one of these frequencies to be used as the BAUD rate base (BCLK), which is 16 times the bit rate. BCLK is used to clock the ACIA, and is again divided by U49.9 to provide a times-8 clock. Both the 8x and 16x clocks are buffered by U68, and provided on the Datacomm connector for external use. The following table describes the function of the BAUD rate counters:

RATE VALUE	BAUD RATE	BCLK (Hz)	BCLK (us)	U403 DIVISOR	U402 DIVISOR	BAUDRATE % ERROR
0	110	1743	574.	12	11	-.97
1	200	3196	313.	12	12	-.13
2		6973	143.	12	11	
3		12783	78.2	12	12	
4		14381	69.5	16	16	
5	1800	28763	34.8	16	16	-.13
6	3600	57526	17.4	16	16	-.13
7	EXT	0	0	16	16	
8	150	2397	417.	0	16	-.13
9	300	4794	209.	0	16	-.13
A	600	9588	104.	6	16	-.13
B	1200	19175	52.2	0	16	-.13
C	2400	38350	26.1	0	16	-.13
D	4800	76701	13.0	0	16	-.13
E	9600	153402	6.52	0	16	-.13
F	EXT	0	0	0	16	


Notes:

- 1) RATE_VALUE = RATE3*8 + RATE2*4 + RATE1*2 + RATE0*1
- 2) The divisors are the amount that the counters divide by.
- 3) The % error does not include the crystal error.
- 4) An external input is used instead of 19.2K BAUD

3.1.7 PRINTER INTERFACE.

The printer interface is controlled by the I/O ports of an 8041 processor. PORT2 is used for the printer data, and buffered by 74LS38's for extended drive. PORT1 is used for printer control, along with providing the Z80 with free use of the unused I/O pins (P10-P14, & T0). This 8041 (U75) uses the LC network of C45, C46 & L1 for the basic clock. This should result in a clock rate of 4 to 6 MHz. The SYNC output (U75.11) should be in the range of 2.5 to 3.75us.

The printer interface may be characterized by the following timing diagram:



Printer Acknowledge: $0 < T1 < 15$ Sec

Terminal Acknowledge: $0 < T2 < 20$ Us

Printer Done: $0 < T3 < 1$ Sec

* Note: The combined time of $T2+T3$ need only be greater than 1 Us.

3.2 TERMINAL TIMING.

FUNCTIONAL DISCRIPTION. Refer to block diagram (figure 1), schematic diagram (figure 3), and timing diagrams (figures 6-9) located in the appendix.

3.2.1 SYSTEM CLOCK.

All terminal clocks are derived from the 25.7715MHz system clock. A clock disable is provided to allow an external source to disable the system clock, and insert a slower clock rate.

The Hybrid crystal oscillator, U40, generates a 25.7715 MHz TTL level clock. In normal operation, OSCDSBL and EXTCLK will have no external connections, and are pulled high. In this fashion, U22.6 and U22.3 will simple act as buffers. To use a slower clock rate for testing, OSCDSBL must be pulled low, and then the external clock supplied to U22.2 (EXTCLK).

3.2.2 DOT POSITION COUNTER.

The dot position counter defines the width of a character, and generates timing signals needed on a character basis for the video display hardware. DMARAS is used to generate dynamic memory timing signals (RAS & CAS) for each byte fetched by the hardware. DPC8 and DPLD are used for character control timing. DPC8 is used to edge clock character data, and DPLD is used as a synchronous load enable, also for character data.

U32 counts from 6 thru 14, for a basic divide-by-9 function. DPLD-(U23.6) detects the count of 14, and is used to synchronously reset the dot position counter, and to load dot data into the video shift register. DPC8 (U50.8 & U32.11) provide a character data clock, and is used throuahout the board to clock character data.

3.2.3 CHARACTER POSITION COUNTER.

The character position counter divides a CRT raster into 115 character positions. The first 80 characters are displayed on the screen, while the remaining 35 character times are used for horizontal retrace. The signal HBLANK defines these two times. HDRIVE is the horizontal sync pulse required by the sweep PCA. This same signal is used to synchronize the switching power supply to the horizontal sweep rate.

The position counter is made up of U33, U34, and the gating of U22.8 and U23.8. The counters are preset to H0 (hex) by CP114 (U23.8), and go through 115 sequential counts before being synchronously preset to a H0 again. H DRIVE is generated by U24, and is active during CP65-CP72. A transistor (Q1) is used to provide an open collector drive signal for the power supply. CPWAIT is started on CP84 and is active for 24 character times. It starts 4 character times after the last display memory fetch (CP80), and quits 6 character times (CP107) before the first display memory fetch (CP114). This insures that Processor and Video Controller display memory access are mutually exclusive. CPWAIT, along with DMAROW, define whether the Z80 or the Video Controller has access to display memory. When DMAROW is false, the Z80 has unrestricted access to display memory. If DMAROW is true, the Z80 will insert wait states in its display memory operations until CPWAIT is false. CPWAIT is also used to clock the Character Height & Row counters during horizontal retrace.

3.2.4 CHARACTER HEIGHT AND ROW COUNTERS.

The character height counter is a pseudo divide-by-15, to account for the 15 raster lines per character cell. The character row counter provides the 26 character rows, and the extra scan lines for vertical retrace. Figure 5 shows the relation of these signals during the frame. To allow the hardware to refresh the CRT at 50 or 60Hz, extra scan lines are added for 50Hz refresh instead of changing the horizontal sweep frequency. This results in 415 scan lines for 60Hz, and 498 scan lines for 50Hz. A final constraint in the raster control circuitry is imposed by the AC vertical centering employed by the sweep PCA. To perform these functions, the following 4 states are generated per frame:

- a) SSL - Starting Scan Lines
Six Scan lines are used after vertical retrace to stabilize the display. This is caused by VLOAD- loading a -6 (9H) into the CHARACTER HEIGHT COUNTER, and a -1 (7FH) into the CHARACTER ROW COUNTER at the end of Vertical Retrace.
- b) VIDEO - Video display
The Character field is formed by 26 character rows of 15 scan lines each, resulting in 390 scan lines.
- c) ELS - Extra Scan Lines
For 50Hz CRT refresh, 38 extra scans are added before vertical retrace. None are added for 60Hz refresh.

d) VR - Verticle Retrace

Vertical retrace period; 19 scans for 60Hz, or 64 scans for 50Hz operation.

3.2.5 DMA ROW DECODE.

The Z80 processor is able to complete a display memory access only when the Video Controller relinquishes its control. CPWAIT (~8uS), which always occurs during horizontal retrace is one such period. The other period is during an entire character row (~40uS), when the scan is not refreshing the CRT display or performing a dynamic memory refresh. This is decoded by the signal DMAROW. ("DMA" represents Display Memory Access by the video generation hardware). Those rows in which DMA takes place are the following (for 4K memory parts):

- a) During SSL, all rows are used for DMA. This enables the Hardware to fetch the Top_Of_Screen pointer.
- b) During the first 25 video display rows (CR0-CR24), 13 raster scans (CH2-CH14) are used for character refresh. The other two are decoded as CHBLANK- (CH1 & CH15), which blanks the screen, and allows the processor to have unrestricted access to display memory. If CR- is active, which will blank the display, the video display hardware will only use CH12 for Dynamic Ram refresh, and allows the processor unrestricted access to the other 14 rows.
- c) During CR25, which is the Soft Key row, all 15 raster scans are used for character generation. This is required to generate the inverse video.
- d) During ESL and Vertical Retrace (CRG25), only CH12 is used to refresh the dynamic memories. The remaining 14 rows are given up for unrestricted processor access.

If it is desired to use 16K memory chips instead of the current 4K devices, part "a" above will change to the DMA requiring CH15 for all character rows. This will cause a significant reduction in processor access to display memory, and is not a supported feature.

3.3 VIDEO CONTROLLER.

FUNCTIONAL DISCRIPTION. Refer to the block diagram (figure 1), and schematic diagram (figure 4).

The Video Controller circuitry fetches the ASCII characters from display memory, and along with the basic terminal timing signals, converts them into a serial video dot stream.

3.3.1 DISPLAY MEMORY STRUCTURE.

The Display Memory is divided into 3 sections, Window Pointers, Row Pointers, and Character data.

3.3.2 WINDOW POINTERS - The Top_Of_Screen pointer is located at A080. The value at this location points to the first Row Pointer. This Row Pointer, as well as the next 23 Row Pointers are used to sequentially refresh the CRT. The Soft_Key_Label pointer is located at A081. This is a Row Pointer pointing to the data to be displayed during the 26th character row (CR25).

3.3.3 ROW POINTERS - The first 64 bytes of display memory (A000-A03F) are Row Pointers, and are used to index the character rows. These 8 bit values form the most Significant 8 bits of the display address of the first character of a display character row. The remaining 4 address bits are zeroed. This allows the Row Pointer to point to any one of the 256 links in display memory, a link being 16 consecutive bytes.

3.3.4 CHARACTER DATA - The remaining portion of display memory is used to store 280 variables or characters. Each character row is required to start at the link beginning, and each row uses 80 consecutive memory locations.

3.3.5 CHARACTER POINTER.

The Character Pointer is a 12-bit register containing the address of the next character to be displayed. During CP114, which is the last character time before the 80 displayed characters are fetched, the Character Pointer is loaded with the Row Pointer addressed by the Index Pointer. Since display memory is only 8 bits wide, the least significant 4 bits are always zeroed. This results in the character pointer being able to point to any one of the 256 links in display memory. This is the address of the first character to be displayed. The next 80 bytes are then fetched from display memory, with the Character Pointer being incremented after each read.

3.3.6 ROW INDEX.

The Row Index is a 6 bit register which contains the address of the row pointer currently being used to index the displayed character row. During SSL (before the frame starts), the Row Index is initialized with the Top_Of_Screen Pointer, which is read from location A080. The Top_Of_Screen Pointer points to the first Row pointer to be used. This register is incremented after each character row is finished, resulting in 24 consecutive row pointers to be used to refresh the CRT display. With only this 6-bit address, location A000 automatically follows A03F, resulting in automatically hardware wrap-around. For the Soft Key Labels (26th row), the Row Index is set to address location A081, which is then used as the row pointer for that row.

3.3.7 DISPLAY MEMORY ADDRESS MULTIPLEXER.

The Display Memory is addressed from three sources; the Z80, the Character Pointer, and the Row Index. These three addresses, as well as the row/column address multiplexing, are controlled by the Display Memory Address Multiplexer (U51-U56). During a non-DMA raster scan, or during part of horizontal retrace (CPwAIT), the Z80 address is selected. Only during a DMA row are the two pointers enabled. The character pointer is active during HBLANK (CPU-CP79), and the Row Index is active during CP114. The Row/Column multiplexing is controlled by the Display Memory Timing, and is the same for all three sources.

3.3.8 DISPLAY MEMORY TIMING.

The display memory timing generates the appropriate timing signals for the dynamic RAM's. A memory cycle begins with either the DMA or the Z80 requesting a Display memory cycle. A DMA cycle is requested by DMA, with DMARAS used as the timing signal. DMA will always fetch 81 consecutive bytes provided CR is not activated. When the Z80 cycle addresses the display memory, VDA goes high. When MEMGO is also high, which is when the Video Controller allows Z80 memory access, the memory cycle flop is clocked on the rising edge of PHI. This generates MEMCYCLE, and begins the RAS/CAS shift register. Once the Z80 has begun a cycle, it will be finished, even if the CPWAIT becomes active. This is why CPWAIT begins 6 character times (2.1 μ s) before a DMA fetch occurs. Asynchronous request, RAMCYCLE will go high. This signal is clocked through the delay shift register U50, yielding a 38.8 ns delay for each output tap. This timing generates RAS, Row/Column address select, and CAS signals. The RAS and CAS signals, along with the Write signal, are buffered by U50, a 74S37. All control and address lines are damped with 82-ohm resistors.

3.3.9 DISPLAY MEMORY.

The Display Memory consists of 4K bytes of memory, using standard 320ns cycle time, 16 pin dynamic memories.

3.3.10 VBB POWER SUPPLY.

The Vbb power supply generates the necessary -5 volt bias for the dynamic RAMs from the -12 volt supply.

The resistor-divider R45/R46 generates a -5 volt reference from the -12 volt supply. The resistor-divider was chosen to allow an external tester to vary the RAM supply voltages by simple varying the main power supply voltages. U70 is a M1458 operational Amplifier, used to buffer Vbb, with CR5 insuring that the Vbb supply never exceeds Vdd.

3.3.11 VIDEO BLANKING.

The video blanking circuitry generates screen blanking from the terminal timing and control signals. The screen is blanked during the following times:

- a) During VBLANK. This is during all character rows except the 26 displayed rows, CR0-CR25
- b) During CR24. This is the demarcation line between the 24 row display, and the Soft-Key labels.
- c) During HBLANK+2. Since the characters are delayed by two character times (Display memory fetch, and the character ROM look-up time), this signal is run through to character delay latches (U37), before becoming part of the blanking. This blanking represents the horizontal retrace.
- d) During ZBLANK. This signal is Z80 controlled, and allows the entire display to be blanked under program control.
- e) During CHBLANK. This is CH1 and CH15 of the first 24 character rows. These are always blank for a standard character set (which is all that the 2621 is designed to support), so these scans are externally blanked to give the Z80 more access to the Dynamic memories.

f) During CR time, when a carriage return is detected in display memory, CR indicates this signal on a character boundary. This will blank the carriage return, as well as the rest of the row. Optionally, CR may be generated by ZRLANK, depending on the input to U204.3 (In either case, CR will give the Z80 more access time to display memory).

BLANK is the logical "OR" of the above signals, and used to disable the video drive signals, -----.

3.3.12 VIDEO CHARACTER GENERATION.

CHARACTER FONT - The basic character cell is a 9-dot by 15-scan line rectangle. Within this cell is the 7 x 9 character, surrounded by one dot on either side for horizontal spacing, four scan lines below for lower case character descenders, and one scan line above and below for row-to-row spacing. The appearance of the characters is enhanced by means of a half-shift capability, which generates smoother angles and curves by using extra bits in the character ROM. Each character scan line segment is stored in ROM as an 8-bit word. Seven of the bits (D1-D7) are used for the character dots, and the eighth (D0) is used to specify Half-shifting of the dot data. If a character scan is half-shifted, the data is delayed by half a clock cycle, or shifted to the right on the screen. This increases the effective character resolution to 13-dots x 13-scans; seven unshifted dot positions, and six interstitial positions.

3.3.13 CHARACTER LATCH - Since the character time of 349ns is faster than the combined display memory access time and character ROM access time, this latch is used to hold the display memory data while addressing the Character ROM.

3.3.14 CHARACTER ROM - This ROM uses the ASCII Character data, and the character scan height to generate the dot images. Bit 01 is used to specify half-shifting of the particular character height.

- 3.3.15 SERIAL-TO-PARALLEL-CONVERSION - During dot position 8, the video bits are loaded into the parallel-to-serial converting shift registers, U302 & U303. To perform the halfshifting of the video dots, both the normal and half-shifted dots are present at all times. The normal data is at U303.11. This data is then clocked on the opposite clock edge in U204.9, resulting in the half shifted data. The Half-shift select from the character ROM is saved in U37, and used to select the appropriate video bits by the multiplexer function of U102.
- 3.3.16 VIDEO STREAM - The eighth bit of display memory is used as a display enhancement. During character row 25 (soft key label row), it is used to select inverse-half-bright video. For the other rows, it is used as an underline (or cursor), and turns on all dots during character height 12. The final video dots are stretched by Q2 to form a more pleasing character.

4.0 GLOSSARY OF SIGNAL NAMES

60Hz	Selects a 50Hz or 60Hz frame refresh
An	Z80 address lines (A0-A15, A15 is the MSA)
BATTERY	& BATTERRET - Battery connections
BCLK	BAUD rate clock (16 times the bit rate)
BELL	Speaker drive signal
BLANK	Video blanking signal
CAS	Dynamic memory Column Address Strobe
CHn	Character Height raster count (1-15)
CH1	Top raster scan of a character row
CH12	Cursor position in a character row, and used for display memory refresh
CH15	Bottom raster line of a character row. Optionally used to refresh 16k memory chips
CHBLANK	Blanks CH1 & CH15 of the first 25 character rows. DMA is inhibited during this time to increase the Z80 display memory access time
CHCn	Character Height Counter binary output
CP114	Last character raster position. Used to reset the Character Position Counter, and to set up the Character Pointer before each scan
CPCn	Character Position Counter binary output
CPWAIT	Character Position wait positions. This signal defines the character positions needed to refresh the display, and provides a hold-off so Z80 and DMA memory cycles are mutually exclusive
CR	This processor controlled signal blanks the screen at the next character, and inhibits the DMA during all raster scans except CH12, which is used for Dynamic Memory refresh
CR24	Blanking signal for character row 24
CR25	Character Row 25. The Soft key row
CRCn	Character Row Counter binary output
CRB	Carriage Return Blanking. This signal detects a carriage return in display memory, to allow the rest of the line to be blanked, if enabled
CRG25	Character Row Greater Than 25. Active during all scans after the 26 valid video character rows
CS	Dynamic memory chip select for 4k parts, or the seventh address line for 16k parts
CURPOS	Cursor position. This will display the cursor or underline during CH12

DDRAM	Disable Dynamic Rams Test point to disable the dynamic RAM outputs for testing
DISPMEM	Display memory access Active whenever the DMA must read characters from display memory to refresh the RAMs or display characters
DMA	Display Memory Access requested by the Video Controller
DMARAS	Master dynamic memory timing signal Gated with an enable signal to begin all DMA RAM timing
DMAROW	A row required by the DMA for screen or memory refresh
DPCn	Dot Position Counter binary output
DPC2	Used as the Z80 clock
DPC8	Edge to clock characters about the hardware
DPLD	Last dot time in a character, used for synchronized character loading
Dn	Z80 data bus (D0-D7, D7 is the MSB)
EXTCLK	External system clock input Used for testing only
FULLBRT	Full bright video data
HALFSHFT	Specifies half shifted dot data for this character
HLFBRT	Half bright video data, used for inverse characters only
H8+1	Horizontal blanking signal delayed by 1 character time
HBLANK	Horizontal blanking signal Due to the memory access time and the character ROM access time, this signal must be delayed by 2 character times before real blanking can occur
HDRIVE	Horizontal drive signal for sweep board Also used to sync the power supply with the horizontal scan rate
INT	Z80 interrupt maskable line
IO	Signifies a Z80 I/O request operation
IOREQ	Z80 I/O request or INTERRUPT ACK cycle
KEYACT	Key Active, status of selected key
KEYN	Key address (KEY0-KEY7, KEY7 is MSA)
Ln	Character ROM ASCII data
M1	Z80 instruction fetch cycle
MEMGO	Time when Z80 has access to the display memory
MMn	Dumped memory address line
MUXA	Selects the Top_Of_Screen pointer
MUXB	Selects Character pointer
MUXC	Dynamic memory Row/Column address select
Mn	Multiplexed dynamic memory address
NMI	Non maskable interrupt line
NONROW	Used to fetch the 26th line Causes the Top_Of_Screen pointer to be read from display memory address \$A081
PWRONFAIL	Power on reset signal, and power fail indicator

PHI	Z80 clock
OSCDSBL	Disables internal 257715 MHz oscillators, and enables the external clock
RAS	Dynamic memory row address strobe
RATEN	BAUD rate select binary value
RD	Z80 read request
RESET	Hardware reset
RFSH	Indicates a Z80 memory refresh cycle
RFSH16K	Used to refresh the upper or lower half of 16k memory chips
RP128	Enables the upper 8k of display memory if 16k parts are used
RPCLR	Row pointer clear
RPEN	Row pointer enable
RPLD	Row pointer load
RST	Flip-flop reset Allows an external tester to get all flops in a know state
RSTLCH	Reset latch, insures that the carriage return detect circuitry is reset at the start of each line, and disables the cursor during horizontal retrace
SIMPLEDC	Simple Datacomm Disables the CTS & DCD inputs on the M6850 Required for simple 5-wire Datacomm
SYSCLK	System clock, 257715 MHz, or the external clock applied to EXTCLK
VBLANK	Vertical Blanking, Blanks the display on a line by line basis
VDA	Valid Display Address Active when the Z80 is addressing the display memory
VDRIVE	Vertical drive to the sweep PCA
VLOAD	Vertical load Presets the vertical timing counters
WAIT	Z80 Wait input Used to hold off the Z80 during display memory access if the DMA is active
WD	Z80 write data request
WE	Write enable to dynamic RAMs
ZBLANK	Z80 Blanking, bit set by the Z80 to blank the display, and get more display memory processing time




Figure 1
Processor Module Block Diagram
JUNE-22-79
13220-91033




Figure 2
Processor PCA Schematic
Microprocessor Controller
JUNE-22-79 1322U-91033




Figure 3
Processor PCA Schematic
Terminal Timing
JUNE-22-79 13220-91U35





Figure 4
Processor PCA Schematic
Video Controller
JUNE-22-79 15221-91033



NOTE: ALL TIMES IN NANOSECONDS

Figure 5
Z80 Timing
JUNE-22-79 13220-91033

DOT POSITION COUNT + DYNAMIC RAM TIMING




Figure 6
Dot Position Count + Dynamic Ram Timing
JUNE-22-79 13220-91033

CHARACTER POSITION COUNT TIMING




Figure 7
Character Position Count Timing
JUNE-22-79 1322u-91033

CHARACTER HEIGHT COUNT TIMING




Figure 8
Character Height Count Timing
JUNE-22-79 13220-91033

CHARACTER Row COUNTER Timing





Figure 9
Character Row Counter Timing
JUNE-22-79 13220-91033



Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02620-60033	5	1	PROCESSOR, PCA DATE CODE: B-1912-42	28480	02620-60033
C1	0160-4557	0	19	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C2	0160-4554	7	30	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C3	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C4	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C5	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C6	0160-2306	3	4	CAPACITOR-FXD 27PF +-5% 300VDC MICA	28480	0160-2306
C7	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C8	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C9	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C10	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C11	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C12	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C13	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C14	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C15	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C16	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C17	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C18	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C19	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C20	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C21	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C22	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C23	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C24	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C25	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C26	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C27	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C28	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C29	0160-4557	0	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C30	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C31	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C32	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C33	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C34	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C35	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C36	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C37	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C38	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C39	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C40	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C41	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C42	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C43	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C44	0160-4557	0	7	CAPACITOR-FXD .1UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C45	0160-2306	3	7	CAPACITOR-FXD 27PF +-5% 300VDC MICA	28480	0160-2306
C46	0160-2306	3	7	CAPACITOR-FXD 27PF +-5% 300VDC MICA	28480	0160-2306
C47	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C48	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C49	0160-4557	0	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C50	0160-4557	0	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	16299	CAC04X7R104M050A
C51	0180-1701	2	1	CAPACITOR-FXD 6.8UF+-20% 6VDC TA	56289	1500685X0006A2
C52	0160-3335	0	13	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C53	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C54	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C55	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C56	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C57	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C58	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C59	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C60	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C61	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C62	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554
C63	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C64	0180-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C65	0180-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C66	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C67	0180-1746	5	7	CAPACITOR-FXD 15UF+-10% 20VDC TA	56289	1500156X9020B2
C68	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C69	0160-3335	0	7	CAPACITOR-FXD 470PF +-10% 100VDC CER	28480	0160-3335
C70	0160-4554	7	7	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480	0160-4554

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C71	0160-3335	0		CAPACITOR-FXD 470PF +/-10% 100VDC CER	28480	0160-3335
C72	0160-2306	3		CAPACITOR-FXD 27PF +/-5% 300VDC MICA	28480	0160-2306
C73	0160-3335	0		CAPACITOR-FXD 470PF +/-10% 100VDC CER	28480	0160-3335
C74	0160-3335	0		CAPACITOR-FXD 470PF +/-10% 100VDC CER	28480	0160-3335
CR1	1901-0050	3	4	DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
CR2	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
CR3	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
CR4	1902-0976	4	3	DIODE-ZNR 14.5V PD=5W TC=+0.088% IR=5UA	11961	1.58E18C
CR5	1902-0976	4		DIODE-ZNR 14.5V PD=5W TC=+0.088% IR=5UA	11961	1.58E18C
CR6	1902-0976	4		DIODE-ZNR 14.5V PD=5W TC=+0.088% IR=5UA	11961	1.58E18C
CR7	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
J1	1251-5500	9	1	CONNECTOR 26-PIN M POST TYPE	28480	1251-5500
J2	1251-5521	4	1	CONNECTOR 9-PIN M POST TYPE	28480	1251-5521
J3	1251-5520	3	1	CONNECTOR 7-PIN M POST TYPE	28480	1251-5520
J4	1251-5499	5	1	CONNECTOR 16-PIN M POST TYPE	28480	1251-5499
J5	1251-5546	3	1	CONNECTOR 34-PIN M POST TYPE	28480	1251-5546
L1	9100-2272	5	1	COIL-MLD 47UH 10% Q=45 .095DX.25LG=NOM	28480	9100-2272
Q1	1854-0019	3	2	TRANSISTOR NPN SI TO-18 PD=360MW	28480	1854-0019
Q2	1854-0019	3		TRANSISTOR NPN SI TO-18 PD=360MW	28480	1854-0019
Q3	1854-0467	5	2	TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	04713	2N4401
Q4	1854-0467	5		TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	04713	2N4401
R1	0683-0725	2	11	RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R2	0683-1035	1	2	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035
R3	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R4	0683-1025	9	15	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R5	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R6	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R7	0683-0715	0	3	RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
R8	0683-8205	1	11	RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R9	2100-3352	7	1	RESISTOR-TRMR 1K 10% C SIDE=ADJ 1=TRN	28480	2100-3352
R10	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R11	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R12	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R13	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R14	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R15	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R16	0683-1515	2	1	RESISTOR 150 5% .25W FC TC=-400/+600	01121	CB1515
R17	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R18	1810-0279	5	1	NETWORK-RES 10-SIP4.7K OHM X 9	01121	2104472
R19	0683-0715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
R22	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R23	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R24	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R25	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R26	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R27	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R28	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R29	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R30	0683-0725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R31	0683-0715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
R32	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R33	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R34	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R36	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R37	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R38	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R39	0683-8205	1		RESISTOR 82 5% .25W FC TC=-400/+500	01121	CB8205
R40	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035
R41	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R42	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R43	0683-0705	8	1	RESISTOR 47 5% .25W FC TC=-400/+500	01121	CB4705
R44	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R45	0698-3157	3		RESISTOR 19.6K 1X .125W F TC=0/+100	24546	C4-1/8-T0=1962=F
R46	0698-0479	4	1	RESISTOR 14K 1% .125W F TC=0/+100	24546	C4-1/8-T0=1402=F
R47	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R48	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R49	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025
R50	0683-4725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R51	0683-4725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
R52	0686-1015	3	1	RESISTOR 100 5% .5W CC TC=0/529	01121	E81015
TP1	0360-0124	3	4	CONNECTOR-SGL CONT PIN .04=IN-BSC=SZ RND	28480	0360-0124
TP2	0360-0124	3		CONNECTOR-SGL CONT PIN .04=IN-BSC=SZ RND	28480	0360-0124
TP3	0360-0124	3		CONNECTOR-SGL CONT PIN .04=IN-BSC=SZ RND	28480	0360-0124
TP4	0360-0124	3		CONNECTOR-SGL CONT PIN .04=IN-BSC=SZ RND	28480	0360-0124

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U10	1820-1202	7	1	IC GATE TTL LS NAND TPL 3=INP	01295	SN74LS10N
U11	1820-1282	3	1	IC FF TTL LS J-K BAR POS-EDGE-TRIG	01295	SN74LS109AN
U12	1820-1144	6	4	IC GATE TTL LS NOR QUAD 2=INP	01295	SN74LS02N
U13	1820-1201	6	1	IC GATE TTL LS AND QUAD 2=INP	01295	SN74LS08N
U14	1820-1216	3	2	IC DCDR TTL LS 3=TO-8-LINE 3=INP	01295	SN74LS138N
U15	1820-1430	3	13	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U16	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U17	1820-1425	6	1	IC SCHMITT-TRIG TTL LS NAND QUAD 2=INP	01295	SN74LS132N
U20	1820-0681	4	4	IC GATE TTL S NAND QUAD 2=INP	01295	SN74800N
U21	1820-1197	9	4	IC GATE TTL LS NAND QUAD 2=INP	01295	SN74LS00N
U22	1820-0681	4		IC GATE TTL S NAND QUAD 2=INP	01295	SN74800N
U23	1820-0685	8	2	IC GATE TTL S NAND TPL 3=INP	01295	SN74810N
U24	1820-0693	8	1	IC FF TTL S D-TYPE POS-EDGE-TRIG	01295	SN74874N
U25	1820-0681	4		IC GATE TTL S NAND QUAD 2=INP	01295	SN74800N
U26	1820-1112	5	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295	SN74LS74N
U27	1820-1197	9		IC GATE TTL LS NAND QUAD 2=INP	01295	SN74LS00N
U28	1820-1144	6		IC GATE TTL LS NOR QUAD 2=INP	01295	SN74LS02N
U30	1820-1303	9	3	IC SHF-RGTR TTL S R-S PRL-IN PRL-OUT	01295	SN748195N
U31	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U32	1820-1453	0	1	IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG	01295	SN748163N
U33	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U34	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U35	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U36	1820-1144	6		IC GATE TTL LS NOR QUAD 2=INP	01295	SN74LS02N
U37	1820-1196	8	2	IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295	SN74LS174N
U38	1820-1206	1	1	IC GATE TTL LS NOR TPL 3=INP	01295	SN74LS27N
U39	1820-1204	9	1	IC GATE TTL LS NAND DUAL 4=INP.	01295	SN74LS20N
U40	0960-0526	3	1	CRYSTAL OSCILLATOR 25.77M	28480	0960-0526
U41	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U42	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U43	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U44	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U45	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U46	1820-1197	9		IC GATE TTL LS NAND QUAD 2=INP	01295	SN74LS00N
U47	1820-1196	8		IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295	SN74LS174N
U48	1820-1209	4	2	IC BFR TTL LS NAND QUAD 2=INP	01295	SN74LS38N
U49	1820-1443	8	1	IC CNTR TTL LS BIN ASYNCHRO	01295	SN74LS293N
U50	1820-1450	7	1	IC BFR TTL S NAND QUAD 2=INP	01295	SN74837N
U51	1820-1217	4	7	IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U52	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U53	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U54	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U55	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U56	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U57	1820-2024	3	1	IC DRVR TTL LS LINE DRV8 OCTL	01295	SN74LS244N
U58	1820-1209	4		IC BFR TTL LS NAND QUAD 2=INP	01295	SN74LS38N
U60	5080-0108	4	8	RAM-4K	28480	5080-0108
U61	5080-0108	4		RAM-4K	28480	5080-0108
U62	5080-0108	4		RAM-4K	28480	5080-0108
U63	5080-0108	4		RAM-4K	28480	5080-0108
U64	5080-0108	4		RAM-4K	28480	5080-0108
U65	5080-0108	4		RAM-4K	28480	5080-0108
U66	5080-0108	4		RAM-4K	28480	5080-0108
U67	5080-0108	4		RAM-4K	28480	5080-0108
U68	1820-1074	1	1	IC DRVR TTL NOR QUAD 2=INP	01295	SN74128N
U69	1815-0708	1	2	IC CROS 1K RAM STAT 650-N8 3=8	31471	85101LP
U70	1826-0139	9	1	IC OP AMP GP DUAL 8=DIP-P	01928	CA1458G
U77	1820-1216	3		IC DCDR TTL LS 3=TO-8-LINE 3=INP	01295	SN74LS138N
U78	1820-2188	0	1	IC MICPROC NMOS 8-BIT	50888	MK3880N
U101	1820-1307	3	1	IC SCHMITT-TRIG TTL S NAND QUAD 2=INP	01295	SN748132N
U102	1820-0681	4		IC GATE TTL S NAND QUAD 2=INP	01295	SN74800N
U103	1820-0685	8		IC GATE TTL S NAND TPL 3=INP	01295	SN74810N
U201	1820-1208	3	1	IC GATE TTL LS OR QUAD 2=INP	01295	SN74LS22N
U202	1820-1197	9		IC GATE TTL LS NAND QUAD 2=INP	01295	SN74LS00N
U203	1820-1199	1	3	IC INV TTL LS HEX 1=INP	01295	SN74LS04N
U204	1820-0629	0	1	IC FF TTL S J-K NEG-EDGE-TRIG	01295	SN748112N
U302	1820-1303	9		IC BFR-RGTR TTL S R-S PRL-IN PRL-OUT	01295	SN748195N
U303	1820-1303	9		IC BFR-RGTR TTL S R-S PRL-IN PRL-OUT	01295	SN748195N
U304	1820-1144	6		IC GATE TTL LS NOR QUAD 2=INP	01295	SN74LS02N
U401	1820-1217	4		IC MUXR/DATA-SEL TTL LS 8=TO-1-LINE	01295	SN74LS151N
U402	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U403	1820-1430	3		IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN
U404	1820-1730	6	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	01295	SN74LS273N
U501	1820-1690	7	1	IC MICPROC-ACCE8S NMOS 8-BIT	04713	MC6850L
U503	1820-1199	1		IC INV TTL LS HEX 1=INP	01295	SN74LS04N

Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U504	1820-1200	5	1	IC INV TTL LS HEX	01295	SN74L805N
U505	1820-1199	1		IC INV TTL LS HEX 1=INV	01295	SN74L804N
U601	1818-0708	1		IC CMOS 1K RAM STAT 650-NS 3-8	31471	S5101LP
U602	1820-0509	5	2	IC DRVR DTL LINE DRVR QUAD	04713	MC1488L
U603	1820-0990	8	2	IC RCVR DTL NAND LINE QUAD	04713	MC1489AL
U702	1820-0509	5		IC DRVR DTL LINE DRVR QUAD	04713	MC1488L
U703	1820-0990	8		IC RCVR DTL NAND LINE QUAD	04713	MC1489AL
W1	8159-0005	0	2	WIRE 22AWG W PVC 1X22 80C	28480	8159-0005
W3	8159-0005	0		WIRE 22AWG W PVC 1X22 80C	28480	8159-0005
XU23	1200-0638	7	1	SOCKET-IC 14-CONT DIP-SLDR	28480	1200-0638
XU57	1200-0639	8	1	SOCKET-IC 20-CONT DIP-SLDR	28480	1200-0639
XU60	1200-0607	0	8	SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU61	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU62	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU63	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU64	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU65	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU66	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU67	1200-0607	0		SOCKET-IC 16-CONT DIP-SLDR	28480	1200-0607
XU69	1200-0612	7	2	SOCKET-IC 22-CONT DIP-SLDR	28480	1200-0612
XU75	1200-0654	7	3	SOCKET-IC 40-CONT DIP DIP-SLDR	28480	1200-0654
XU78	1200-0654	7		SOCKET-IC 40-CONT DIP DIP-SLDR	28480	1200-0654
XU79	1200-0541	1	4	SOCKET-IC 24-CONT DIP DIP-SLDR	28480	1200-0541
XU301	1200-0541	1		SOCKET-IC 24-CONT DIP DIP-SLDR	28480	1200-0541
XU501	1200-0541	1		SOCKET-IC 24-CONT DIP DIP-SLDR	28480	1200-0541
XU502	1200-0654	7		SOCKET-IC 40-CONT DIP DIP-SLDR	28480	1200-0654
XU601	1200-0612	7		SOCKET-IC 22-CONT DIP-SLDR	28480	1200-0612
XU701	1200-0541	1		SOCKET-IC 24-CONT DIP DIP-SLDR	28480	1200-0541
	02620-80033	7	1	ETCHED BOARD	28480	02620-80033

MANUFACTURERS CODE LIST

AS OF 09/29/79

MFR NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
01928	RCA CORP SOLID STATE DIV	SOMERVILLE NJ	08876
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85062
11961	SEMICON INC	BURLINGTON MA	01803
16299	CORNING GL WK ELEC CMPNT DIV	RALEIGH NC	27604
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD PA	16701
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO CA	94304
31471	AMERICAN MICRO SYSTEMS INC	SANTA CLARA CA	95051
50088	MOSTEK CORP	CARROLLTON TX	75006
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS MA	01247